Kushida Keiichi

Most-cited papers

1. A Process-Variation-Tolerant Dual-Power-Supply SRAM with 0.179μm2 Cell in 40nm CMOS Using Level-Programmable Wordline Driver

   Yuki Fujimura, Osamu Hirabayashi, Kawasumi Atsushi, A. Suzuki +9 more

   200964 citations

   Semantic Scholar

   Save

2. A Configurable SRAM with Constant-Negative-Level Write Buffer for Low Voltage Operation with 0.149μm2 Cell in 32nm High-k Metal Gate CMOS

   Yuki Fujimura, Osamu Hirabayashi, Takahiko Sasaki, A. Suzuki +7 more

   201047 citations

   Semantic Scholar

   Save

3. A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers

   Yusuke Niki, Kawasumi Atsushi, A. Suzuki, Y. Takeyama +5 more

   201110 citations

   Semantic Scholar

   Save

4. A Single-Power-Supply 0.7V 1GHz 45nm SRAM with an Asymmetrical Unit β-ratio Memory Cell

   Takahiko Sasaki, Kawasumi Atsushi, T. Yabe, Y. Takeyama +7 more

   20083 citations

   Semantic Scholar

   Save

5. A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit

   Kushida Keiichi, F. Tachibana, Osamu Hirabayashi, Y. Takeyama +7 more

   20142 citations

   Semantic Scholar

   Save

6. Implementation of TFET Spice Model for Ultra-Low Power Circuit Analysis

   C. Tanaka, Hokazono Akira, Kanna Adachi, Masakazu Goto +7 more

   20150 citations

   Semantic Scholar

   Save

7. Low-power Embedded Perpendicular STT-MRAM Design for Cache Memory

   H. Noguchi, K. Ikegami, Kushida Keiichi, K. Abe +11 more

   20150 citations

   Semantic Scholar

   Save

8. A Sense-Amplifier-Timing-Generating Circuit Utilizing a Statistical Method for Ultra Low Voltage SRAMs

   Kawasumi Atsushi, Y. Takeyama, Osamu Hirabayashi, Kushida Keiichi +4 more

   20130 citations

   Semantic Scholar

   Save

9. A Power-Reduction Scheme for Dual-Power-Supply SRAM Using BL Power Calculator and Digital LDO

   Shizuno Miyako, F. Tachibana, Osamu Hirabayashi, Y. Takeyama +7 more

   20130 citations

   Semantic Scholar

   Save

10. DFT Technique for Memory Macro with Built-in ECC

    Kushida Keiichi, N. Otsuka, Osamu Hirabayashi, Y. Takeyama

    20050 citations

    Semantic Scholar

    Save

11. A Low Leakage SRAM Macro with Replica Cell Biasing Scheme

    Osamu Hirabayashi, Y. Takeyama, Hiroyuki Otake, Kushida Keiichi +1 more

    20050 citations

    Semantic Scholar

    Save