Michael B. Healy

Most-cited papers

Encoding a magic state with beyond break-even fidelity
R. Gupta, N. Sundaresan, T. Alexander, C. J. Wood +9 more
2023Nature180 citations Open access
Semantic Scholar
3D-MAPS: 3D Massively parallel processor with stacked memory
Dae Hyun Kim, K. Athikulwongse, Michael B. Healy, Mohammad M. Hossain +19 more
2012IEEE International Solid-State Circuits Conference180 citations
Semantic Scholar
Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs
Michael B. Healy, Mario Vittes, M. Ekpanyapong, Chinnakrishnan S. Ballapuram +3 more
2007IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems98 citations
Semantic Scholar
Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory
Michael B. Healy, K. Athikulwongse, Rohan Goel, Mohammad M. Hossain +15 more
2010IEEE Custom Integrated Circuits Conference75 citations
Semantic Scholar
Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)
Dae Hyun Kim, K. Athikulwongse, Michael B. Healy, Mohammad M. Hossain +19 more
2015IEEE transactions on computers65 citations
Semantic Scholar
Power delivery system architecture for many-tier 3D systems
Michael B. Healy, S. Lim
2010Electronic Components and Technology Conference39 citations
Semantic Scholar
Distributed TSV Topology for 3-D Power-Supply Networks
Michael B. Healy, S. Lim
2012IEEE Transactions on Very Large Scale Integration (VLSI) Systems38 citations Open access
Semantic Scholar
Attaché: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads
Seokin Hong, Prashant J. Nair, Bülent Abali, A. Buyuktosunoglu +2 more
2018Micro33 citations
Semantic Scholar
A study of stacking limit and scaling in 3D ICs: an interconnect perspective
Michael B. Healy, S. Lim
2009Electronic Components and Technology Conference32 citations
Semantic Scholar
3D stacking of high-performance processors
P. Emma, A. Buyuktosunoglu, Michael B. Healy, K. Kailas +5 more
2014International Symposium on High-Performance Computer Architecture31 citations
Semantic Scholar
Power management of multi-core chips: Challenges and pitfalls
P. Bose, A. Buyuktosunoglu, J. Darringer, M. Gupta +7 more
2012Design, Automation and Test in Europe28 citations
Semantic Scholar
Thermal-aware 3D Microarchitectural Floorplanning
M. Ekpanyapong, Michael B. Healy, Chinnakrishnan S. Ballapuram, S. Lim +2 more
200423 citations
Semantic Scholar
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
Fayez Mohamood, Michael B. Healy, S. Lim, H. Lee
2006Micro22 citations Open access
Semantic Scholar
Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling
Fayez Mohamood, Michael B. Healy, S. Lim, H. Lee
2007Asia and South Pacific Design Automation Conference21 citations
Semantic Scholar
Touché: Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads
Seokin Hong, Bülent Abali, A. Buyuktosunoglu, Michael B. Healy +1 more
2019Micro20 citations Open access
Semantic Scholar
Thermal optimization in multi-granularity multi-core floorplanning
Michael B. Healy, H. Lee, Gabriel H. Loh, S. Lim
2009Asia and South Pacific Design Automation Conference20 citations
Semantic Scholar
Microarchitectural Floorplanning Under Performance and Thermal Tradeoff
Michael B. Healy, Mario Vittes, M. Ekpanyapong, Chinnakrishnan S. Ballapuram +3 more
2006Proceedings of the Design Automation & Test in Europe Conference18 citations
Semantic Scholar
A novel TSV topology for many-tier 3D power-delivery networks
Michael B. Healy, S. Lim
2011Design, Automation and Test in Europe17 citations
Semantic Scholar
Multi-Objective Microarchitectural Floorplanning For 2 D And 3 D ICs
Michael B. Healy, Mario Vittes, M. Ekpanyapong, Chinnakrishnan S. Ballapuram +2 more
200615 citations
Semantic Scholar
Power-supply-network design in 3D integrated systems
Michael B. Healy, S. Lim
2011IEEE International Symposium on Quality Electronic Design14 citations
Semantic Scholar
Design and Architecture of the IBM Quantum Engine Compiler
Michael B. Healy, R. Jokar, S. Thomas, V. Pascuzzi +6 more
2024International Conference on Quantum Computing and Engineering12 citations
Semantic Scholar
A unified methodology for power supply noise reduction in modern microarchitecture design
Michael B. Healy, Fayez Mohamood, H. Lee, S. Lim
2008Asia and South Pacific Design Automation Conference10 citations
Semantic Scholar
Co-design of reliable signal and power interconnects in 3D stacked ICs
Young-Joon Lee, Michael B. Healy, S. Lim
20092009 IEEE International Interconnect Technology Conference9 citations
Semantic Scholar
Floorplanning challenges in early chip planning
Jeonghee Shin, J. Darringer, Guojie Luo, Merav Aharoni +3 more
20112011 IEEE International SOC Conference8 citations
Semantic Scholar
CramSim: controller and memory simulator
Michael B. Healy, Seokin Hong
2017International Symposium on Memory Systems7 citations Open access
Semantic Scholar
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication
B. Lin, Michael B. Healy, Rustam Miftakhutdinov, P. Emma +1 more
2018Micro6 citations
Semantic Scholar
Integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation
Michael B. Healy, Fayez Mohamood, H. Lee, S. Lim
2011TODE5 citations Open access
Semantic Scholar
Thermal-aware 3 D Microarchitectural Floorplanning
M. Ekpanyapong, Michael B. Healy, Chinnakrishnan S. Ballapuram, S. Lim +1 more
20045 citations
Semantic Scholar
Performance and Temperature Aware Floorplanning Optimization for 2D and 3D Microarchitectures
Michael B. Healy
20063 citations
Semantic Scholar
Placement for configurable dataflow architecture
M. Ekpanyapong, Michael B. Healy, S. Lim
2005Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.2 citations Open access
Semantic Scholar
Nitrogen losses from perennial ryegrass and plantain monoculture swards following seasonal applications of dairy cow urine: A lysimeter study
Michael B. Healy, Michael Egan, C. Hearn, W. Burchill +3 more
2026Agriculture, Ecosystems & Environment1 citations
Semantic Scholar
Design and Test of 3 D-MAPS , a 3 D Die-Stack Many-Core Processor
Dean L. Lewis, Michael B. Healy, Mohammad M. Hossain, Tzu-Wei Lin +5 more
20101 citations
Semantic Scholar
Profile-Driven Instruction Mapping for Dataflow Architectures
M. Ekpanyapong, Michael B. Healy, S. Lim
2006IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems1 citations
Semantic Scholar
Placement for Congurable Datao w Architecture
M. Ekpanyapong, Michael B. Healy, Sung Kyu, Lim
20051 citations
Semantic Scholar
Co-optimization of Power, Thermal, and Signal Interconnect for 3D ICs
Young-Joon Lee, Michael B. Healy, S. Lim
20110 citations
Semantic Scholar
Physical design for performance and thermal and power-supply reliability in modern 2D and 3D microarchitectures
Michael B. Healy
20100 citations
Semantic Scholar
Physical design automation for system-on-packages and 3d-integrated circuits
J. Minz, S. Lim, Mary Ignatia Minz, Anthony Minz +6 more
20060 citations
Semantic Scholar
Table of Contents: MICRO-39 2006 39 th Annual International Symposium on Microarchitecture
Fayez Mohamood, Michael B. Healy, S. Lim, H. Lee +12 more
20060 citations
Semantic Scholar
MILP-based placement and routing for dataflow architecture
Michael B. Healy, M. Ekpanyapong, S. Lim
2005International Conference on Field-Programmable Logic and Applications0 citations
Semantic Scholar