N. Takagi

Most-cited papers

Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation
S. Nagasawa, K. Hinode, T. Satoh, M. Hidaka +5 more
2014IEICE transactions on electronics165 citations Open access
Semantic Scholar
Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4
Yuki Ando, R. Sato, Masamitsu Tanaka, K. Takagi +2 more
2016IEEE transactions on applied superconductivity89 citations
Semantic Scholar
4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors
Guang-Ming Tang, Kensuke Takata, Masamitsu Tanaka, A. Fujimaki +2 more
2016IEEE transactions on applied superconductivity63 citations
Semantic Scholar
High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid Single-Flux-Quantum Logic
R. Sato, Yuki Hatanaka, Yuki Ando, Masamitsu Tanaka +3 more
2017IEEE transactions on applied superconductivity50 citations
Semantic Scholar
A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching
Nobutaka Kito, K. Takagi, N. Takagi
2018IEEE transactions on applied superconductivity34 citations
Semantic Scholar
High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits
Xi-Zhu Peng, Qiuyun Xu, Taiichi Kato, Y. Yamanashi +5 more
2015IEEE transactions on applied superconductivity31 citations
Semantic Scholar
Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors
A. Fujimaki, Masamitsu Tanaka, Ryo Kasagi, Katsumi Takagi +8 more
2014IEICE transactions on electronics31 citations Open access
Semantic Scholar
Automatic Wire-Routing of SFQ Digital Circuits Considering Wire-Length Matching
Nobutaka Kito, K. Takagi, N. Takagi
2016IEEE transactions on applied superconductivity21 citations
Semantic Scholar
Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency
Masamitsu Tanaka, R. Sato, A. Fujimaki, K. Takagi +1 more
2023Applied Physics Letters17 citations
Semantic Scholar
80-GHz Operation of an 8-Bit RSFQ Arithmetic Logic Unit
Yuki Ando, R. Sato, Masamitsu Tanaka, K. Takagi +1 more
2015International Symposium on Electronic Commerce15 citations
Semantic Scholar
Concurrent Error Detectable Carry Select Adder with Easy Testability
Nobutaka Kito, N. Takagi
2019IEEE transactions on computers14 citations
Semantic Scholar
32 × 32-Bit 4-Bit Bit-Slice Integer Multiplier for RSFQ Microprocessors
Guang-Ming Tang, K. Takagi, N. Takagi
2017IEEE transactions on applied superconductivity14 citations
Semantic Scholar
Development of Bit-Serial RSFQ Microprocessors Integrated with Shift-Register-Based Random Access Memories
Masamitsu Tanaka, Kensuke Takata, T. Kawaguchi, Yuki Ando +5 more
2015International Symposium on Electronic Commerce14 citations
Semantic Scholar
Design and High-Speed Demonstration of Single-Flux-Quantum Bit-Serial Floating-Point Multipliers Using a 10kA/cm2 Nb Process
Xi-Zhu Peng, Y. Yamanashi, N. Yoshikawa, A. Fujimaki +3 more
2014IEICE transactions on electronics13 citations
Semantic Scholar
RSFQ 4-bit Bit-Slice Integer Multiplier
Guang-Ming Tang, K. Takagi, N. Takagi
2016IEICE transactions on electronics12 citations Open access
Semantic Scholar
Rapid Single-Flux-Quantum Logic Circuits Using Clockless Gates
T. Kawaguchi, K. Takagi, N. Takagi
2021IEEE transactions on applied superconductivity11 citations
Semantic Scholar
Demonstration of an 8-Bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells
T. Kawaguchi, Masamitsu Tanaka, K. Takagi, N. Takagi
2015International Symposium on Electronic Commerce11 citations
Semantic Scholar
Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits
K. Takagi, Yuki Ito, Shota Takeshima, Masamitsu Tanaka +1 more
2011IEICE transactions on electronics11 citations
Semantic Scholar
Logic-Depth-Aware Technology Mapping Method for RSFQ Logic Circuits With Special RSFQ Gates
Nobutaka Kito, K. Takagi, N. Takagi
2022IEEE transactions on applied superconductivity10 citations
Semantic Scholar
INVITED PAPER Special Section on Leading-Edge Technology of Superconductor Large-Scale Integrated Circuits Circuit Description and Design Flow of Superconducting SFQ Logic Circuits
K. Takagi, Nobutaka Kito, N. Takagi
201410 citations
Semantic Scholar
32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor
T. Kawaguchi, N. Takagi
2022IEICE transactions on electronics9 citations Open access
Semantic Scholar
A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model
T. Kawaguchi, K. Takagi, N. Takagi
2015IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences8 citations Open access
Semantic Scholar
Circuit Description and Design Flow of Superconducting SFQ Logic Circuits
K. Takagi, Nobutaka Kito, N. Takagi
2014IEICE transactions on electronics6 citations Open access
Semantic Scholar
An energy-efficient high-performance processor with reconfigurable data-paths using RSFQ circuits
N. Takagi
20136 citations Open access
Semantic Scholar
Zytlebot : FPGA integrated ros-based autonomous mobile robot
Ryota Miyagi, N. Takagi, Sho Kinoshista, M. Oda +1 more
2021International Conference on Field-Programmable Technology5 citations
Semantic Scholar
mROS: A Lightweight Runtime Environment of ROS 1 nodes for Embedded Devices
Hideki Takase, Tomoya Mori, K. Takagi, N. Takagi
2020Journal of Information Processing5 citations Open access
Semantic Scholar
Conversion Method of Netlists Consisting of Conventional Logic Gates to RSFQ Logic Circuits Utilizing Special RSFQ Gates
Nobutaka Kito, K. Takagi, N. Takagi
2020IEEE transactions on applied superconductivity5 citations
Semantic Scholar
Area Efficient High Speed and Low Power MAC Unit
T. Hoang, Magnus Själander, Wen-Chang Yeh, Chein-Wei Jen +17 more
20135 citations Open access
Semantic Scholar
mROS: A Lightweight Runtime Environment for Robot Software Components onto Embedded Devices
Hideki Takase, Tomoya Mori, K. Takagi, N. Takagi
2019Heart4 citations
Semantic Scholar
Fast inversion algorithm in GF(2m) suitable for implementation with a polynomial multiply instruction on GF(2)
Katsuki Kobayashi, N. Takagi, K. Takagi
2012IET Computers & Digital Techniques4 citations
Semantic Scholar
Wire Length-Matching Aware Placement Method for Rapid Single Flux Quantum Logic Circuits
Kento Kitamura, T. Kawaguchi, N. Takagi
2023IEEE transactions on applied superconductivity3 citations
Semantic Scholar
Static Timing Analysis for Single-Flux-Quantum Circuits Composed of Various Gates
T. Kawaguchi, K. Takagi, N. Takagi
2022IEEE transactions on applied superconductivity3 citations
Semantic Scholar
Placement and Routing Methods Based on Mixed Wiring of JTLs and PTLs for RSFQ circuits
Takashi Dejima, K. Takagi, N. Takagi
2019International Symposium on Electronic Commerce3 citations
Semantic Scholar
Conversion of Logic Gates in Netlists for Rapid Single Flux Quantum Circuits Utilizing Confluence of Pulses
Nobutaka Kito, K. Takagi, N. Takagi
2019IPSJ Transactions on System LSI Design Methodology3 citations Open access
Semantic Scholar
Low-Overhead Fault-Secure Parallel Prefix Adder by Carry-Bit Duplication
Nobutaka Kito, N. Takagi
2013IEICE Trans. Inf. Syst.3 citations Open access
Semantic Scholar
A Layout Design Flow for RSFQ Circuits Based on Cell Clustering and Mixed Wiring of JTLs and PTLs
Takashi Dejima, K. Takagi, N. Takagi
2020IEEE transactions on applied superconductivity2 citations
Semantic Scholar
Low-Voltage Bit-Serial Single-Flux-Quantum Microprocessor for Integrating Memories
R. Sato, Kensuke Takata, Masamitsu Tanaka, N. Takagi +2 more
2015International Symposium on Electronic Commerce2 citations
Semantic Scholar
A Reconfigurable Data-Path Accelerator Based on Single Flux Quantum Circuits
H. Kataoka, H. Honda, Farhad Mehdipour, N. Yoshikawa +4 more
2014IEICE transactions on electronics2 citations Open access
Semantic Scholar
Timing-aware description methods and gate-level simulation of single flux quantum logic circuits
Nobutaka Kito, K. Takagi, N. Takagi
20122 citations
Semantic Scholar
Backward Multiple Time-frame Expansion for Accelerating Sequential SAT
Kou Torii, Kazuhiro Nakamura, K. Takagi, N. Takagi
20122 citations
Semantic Scholar
A C-Testable Multiple-Block Carry Select Adder
Nobutaka Kito, S. Fujii, N. Takagi
2012IEICE Trans. Inf. Syst.2 citations Open access
Semantic Scholar
Technology Mapping With Clockless Gates for Logic Stage Reduction of RSFQ Logic Circuits
Nobutaka Kito, T. Kawaguchi, K. Takagi, N. Takagi
2023IEEE transactions on applied superconductivity1 citations
Semantic Scholar
Conversion of a CMOS Logic Circuit Design to an RSFQ Design Considering Latching Function of RSFQ Logic Gates
Nobutaka Kito, K. Takagi, N. Takagi
2015IEEE transactions on applied superconductivity1 citations
Semantic Scholar
A 4-Bit Bit-Slice Multiplier for a 32-Bit RSFQ Microprocessor
Guang-Ming Tang, K. Takagi, N. Takagi
2015International Symposium on Electronic Commerce1 citations
Semantic Scholar
An Operation Scenario Model for Energy Harvesting Embedded Systems and an Algorithm to Maximize the Operation Quality
Kazumi Aono, A. Iwata, Hideki Takase, K. Takagi +1 more
20142014 IEEE Intl Conf on High Performance Computing and Communications, 2014 IEEE 6th Intl Symp on Cyberspace Safety and Security, 2014 IEEE 11th Intl Conf on Embedded Software and Syst (HPCC,CSS,ICESS)1 citations
Semantic Scholar
A Buffering Method for Parallelized Loop with Non-Uniform Dependencies in High-Level Synthesis
Akihiro Suda, Hideki Takase, K. Takagi, N. Takagi
2013International Conference on Algorithms and Architectures for Parallel Processing1 citations
Semantic Scholar
Experimental Demonstration of an Operand Routing Network Prototype Employing Clock Control and Data Synchronization Scheme
I. Kataeva, H. Akaike, A. Fujimaki, N. Yoshikawa +1 more
20121 citations Open access
Semantic Scholar
A VLSI Architecture with Multiple Fast Store-Based Block Parallel Processing for Output Probability and Likelihood Score Computations in HMM-Based Isolated Word Recognition
Kazuhiro Nakamura, Ryo Shimazaki, M. Yamamoto, K. Takagi +1 more
2012IEICE transactions on electronics1 citations
Semantic Scholar
Clocked Gate Reduction With Clockless Gates in Technology Mapping for RSFQ Logic Circuits
Nobutaka Kito, K. Takagi, N. Takagi
2025IEEE transactions on applied superconductivity0 citations
Semantic Scholar
A Timing Fault Model and an Efficient Timing Fault Simulation Method for Rapid Single-Flux-Quantum Logic Circuits
Shogo Nakamura, K. Takagi, Nobutaka Kito, N. Takagi
2021Journal of Physics: Conference Series0 citations Open access
Semantic Scholar